|
|
#1 (permalink) |
|
Platinum Member
![]() Join Date: Sep 2004
Posts: 836
|
Hey, unsure if this is the correct place to post but have a question needing to be answerd.
Question is: Give a brief description of the following component of a display generator circuit and hence its operation. Operation of a Display Generator Circuit. Thanks
__________________
.. |
|
|
|
|
|
#2 (permalink) |
|
Diamond Member
![]() Join Date: Mar 2005
Location: Oregon
Age: 19
Posts: 1,419
|
i will ask my dad when i get home, he used to repair televisions, and as they are alike, he may know something about them
__________________
Desktop: Abit AW9D-MAX ~ Core 2 Duo E6300 @ 2.4GHz ~ Radeon X1900GT Laptop: HP ~ Core Duo T2050 ~ nVidia 7600 First smiles, then lies. Last comes gunfire. |
|
|
|
|
|
#3 (permalink) |
|
VIP Member
![]() Join Date: Feb 2005
Location: UK
Age: 21
Posts: 6,033
|
have a look on http://www.pcreview.co.uk/forums/thread-16810.php it might have some useful links and whatnot
__________________
C2D E6300 @ 2.6Ghz Gigabyte GA-965P-DS3 2GB DDR2 667 1TB (1x500GB 2x250GB HDD) BFG 8800GTS 320MB PFC Til I Die |
|
|
|
|
|
#7 (permalink) |
|
Administrator
![]() Join Date: Jul 2004
Location: Canada
Age: 25
Posts: 19,951
|
This sounds like homework
__________________
ASUS P5K Premium WiFi-AP, Q6600@3.7 / ASUS P5ND, E6400@3.8 4GB OCz Platinum XTC 8500 / 4GB CorsairXMS2 6400 5x500GB Seagate 7200.10 / 2x500 Seagate 7200.10 OCz 8800GTX 768MB @ 630/800 / 2x Galaxy 8800GT SLI |
|
|
|
|
|
#8 (permalink) |
|
Silver Member
![]() Join Date: May 2005
Posts: 117
|
A video game home computer is implemented in NMOS (n type metal oxide
semiconductor) technology with plural microprocessors. Centralized bus architecture and direct memory access (DMA) techniques are employed. A video display generator provides color signal outputs to drive a commercial television receiver display. This display generator receives inputs from both microprocessors and obtains data directly from memory. A bit map of display information is kept in memory, wherein bits of information in memory image the precise screen display for each instance in time. A bit map manipulator circuit performs, under microprocessor direction, logic function manipulation of the bit map data. Access between system components is accomplished via the bus architecture on a priority queue basis. Chip count and chip area is minimized. http://img.pathfinder.gr/clubs/files/4461/7494.html Does this help? |
|
|
|